Docket No.: 2207/6837

What is claimed is:

1	1. A memory cache bank prediction unit for use in a processor having a plurality of
2	memory cache banks, comprising:
3	an input port configured to receive an instruction; and
4	an evaluation unit coupled to said input port and configured to predict which of the
5	plurality of memory cache banks is associated with the instruction.

- 2. The memory cache bank prediction unit of claim 1, wherein said evaluation unit is configured to predict which of the plurality of memory cache banks is associated with the instruction based on information related to at least one of: (I) a bank history; (ii) a control flow; and (iii) a load target-address information.
- 3. The memory cache bank prediction unit of claim 1, wherein said evaluation unit is configured to perform a plurality of binary evaluations and predict which of the plurality of memory cache banks is associated with the instruction based on a majority vote of the plurality of binary evaluations.
- 4. The memory cache bank prediction unit of claim 1, wherein said evaluation unit is configured to perform a plurality of evaluations, each evaluation being associated with a confidence, and predict which of the plurality of memory cache banks is associated with the instruction based on the plurality of evaluation confidences.

Docket No.: 2207/6837

5. The memory cache bank prediction unit of claim 4, wherein said evaluation unit is 1 configured to predict which of the plurality of memory cache banks is associated with the 2 instruction based on obtaining a sum of evaluation confidences above a threshold value. 3 6. A method of scheduling an instruction to a processor having a plurality of memory 1 2 cache banks, comprising: 3 predicting which of the plurality of memory cache banks is associated with the instruction; and 4 scheduling the instruction for execution based on the predicted memory cache bank. 5 7. The method of claim 6, wherein said predicting is based on information related to at 1 least one of: (I) a bank history; (ii) a control flow; and (iii) a load target-address information. 2 8. The method of claim 6, wherein said predicting comprises performing a plurality of 1 . binary evaluations and the prediction is based on a majority vote of the plurality of binary 2 evaluations. 3 1 9. The method of claim 6, wherein said predicting comprises a plurality of evaluations. 2 each evaluation being associated with a confidence, and the prediction is based on the plurality of evaluation confidences. 3

10. The method of claim 9, wherein said predicting is based on a sum of evaluation 2 confidences above a threshold value. 11. An article of manufacture comprising a computer-readable medium having stored 1 thereon instructions adapted to be executed by a processor having a plurality of memory cache 2 banks, the instructions which, when executed, cause the processor to schedule an instruction, 3 4 comprising: predicting which of the plurality of memory cache banks is associated with the 5 6 instruction; and 7 scheduling the instruction for execution based on the predicted memory cache bank. 12. A processor having a first memory cache bank and a second memory cache bank, 1 2 comprising: a memory cache bank prediction unit configured to predict which of the plurality of 3 4 memory cache banks is associated with an instruction; and 5 a scheduler coupled to said memory cache bank prediction unit and configured to schedule the instruction for execution based on the predicted memory cache bank. 6 1 13. A processor having a first memory cache bank and a second memory cache bank. 2 comprising: 3 a memory cache bank prediction unit; 4 a scheduler coupled to said memory cache bank prediction unit:

a first instruction pipeline between said scheduler and the first memory cache bank; and a second instruction pipeline between said scheduler and the second memory cache bank; 6 wherein an instruction is placed in both said first instruction pipeline and said instruction 7 8 pipeline. 14. The processor of claim 13, wherein instructions in the first pipeline are unable to 1 access information in the second memory cache bank and instruction in the second pipeline are 2 3 unable to access information the first memory cache bank. 15. The processor of claim 14, wherein an instruction in the first instruction pipeline is 1 discarded if it needs to access information in the second memory cache bank. 2 3 16. The processor of claim 13, wherein said prediction unit predicts based on information 4 related to at least one of: (I) a bank history; (ii) a control flow; and (iii) a load target-address 5 6 information. 7 17. The processor of claim 13, wherein said prediction unit performs a plurality of binary 1 evaluations and the prediction is based on a majority vote of the plurality of binary evaluations. 2 1 18. The processor of claim 13, wherein said prediction unit performs a plurality of

evaluations, each evaluation being associated with a confidence, and the prediction is based on

187878 13

the plurality of evaluation confidences.

2

3

Docket No.: 2207/6837

19. The processor of claim 18, wherein said prediction unit predicts based on a sum of evaluation confidences above a threshold value.

20. A method of executing an instruction in a processor having (I) a first instruction pipeline between a scheduler and a first memory cache bank and (ii) a second instruction pipeline between the scheduler and a second memory cache bank, comprising:

predicting which of the memory cache banks is associated with the instruction; and processing the instruction in both the first instruction pipeline and the second instruction pipeline.

21. An article of manufacture comprising a computer-readable medium having stored thereon instructions adapted to be executed by a processor having (I) a first instruction pipeline between a scheduler and a first memory cache bank and (ii) a second instruction pipeline between the scheduler and a second memory cache bank, the instructions which, when executed, cause the processor to execute an instruction, comprising:

processing the instruction in both the first instruction pipeline and the second instruction pipeline.